

Abstract of the Disclosure

A semiconductor device comprising a plurality of metal wire patterns, each of which includes main fine line patterns, main
5 pad patterns and dummy fine line patterns, wherein an area ratio of the dummy fine line patterns, which are connected to the main pad patterns, to the entire wire patterns is less than 1% and lower than a ratio of the main fine line patterns to the entire wire patterns.